| The-OpenROAD-Project/OpenROAD |
1,102 |
|
0 |
0 |
about 2 years ago |
0 |
|
282 |
bsd-3-clause |
Verilog |
| OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/ |
| olofk/fusesoc |
1,065 |
|
5 |
5 |
about 2 years ago |
26 |
November 17, 2023 |
119 |
bsd-2-clause |
Python |
| Package manager and build abstraction tool for FPGA/ASIC development |
| verilog-to-routing/vtr-verilog-to-routing |
925 |
|
0 |
0 |
about 2 years ago |
0 |
|
447 |
other |
C++ |
| Verilog to Routing -- Open Source CAD Flow for FPGA Research |
| lnis-uofu/OpenFPGA |
692 |
|
0 |
0 |
about 2 years ago |
0 |
|
103 |
mit |
Verilog |
| An Open-source FPGA IP Generator |
| olofk/edalize |
573 |
|
2 |
3 |
about 2 years ago |
24 |
December 08, 2023 |
91 |
bsd-2-clause |
Python |
| An abstraction library for interfacing EDA tools |
| OpenTimer/OpenTimer |
368 |
|
0 |
0 |
over 3 years ago |
0 |
|
48 |
other |
Verilog |
| A High-performance Timing Analysis Tool for VLSI Systems |
| rggen/rggen |
261 |
|
0 |
0 |
about 2 years ago |
62 |
October 18, 2023 |
11 |
mit |
Ruby |
| Code generation tool for configuration and status registers |
| The-OpenROAD-Project/OpenROAD-flow-scripts |
233 |
|
0 |
0 |
about 2 years ago |
0 |
|
123 |
other |
Verilog |
| OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/ |
| Juniper/open-register-design-tool |
169 |
|
0 |
0 |
over 2 years ago |
0 |
|
23 |
apache-2.0 |
Verilog |
| Tool to generate register RTL, models, and docs using SystemRDL or JSpec input |
| kunalg123/vsdflow |
121 |
|
0 |
0 |
almost 3 years ago |
0 |
|
5 |
apache-2.0 |
Verilog |
| VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic. |
